# **SPECIFICATION**

SPEC. No. A-SoftC-a
D A T E: 2013 Sep.

To

# **Non-Controlled Copy**

CUSTOMER'S PRODUCT NAME

TDK PRODUCT NAME

MULTILAYER CERAMIC CHIP CAPACITORS

CGA Series / Automotive Grade

Soft Termination

Please return this specification to TDK representatives.

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

## RECEIPT CONFIRMATION

DATE: YEAR MONTH DAY

TDK Corporation Sales Electronic Components Sales & Marketing Group TDK-EPC Corporation

Engineering

Ceramic Capacitors Business Group

APPROVED	Person in charge

APPROVED	CHECKED	Person in charge

#### 1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan,

TDK(Suzhou)Co.,Ltd and TDK Components U.S.A. Inc.

#### **EXPLANATORY NOTE:**

This specification warrants the quality of the ceramic chip capacitors. The chips should be evaluated or confirmed a state of mounted on your product.


If the use of the chips goes beyond the bounds of the specification, we can not afford to guarantee.

## 2. CODE CONSTRUCTION

#### (Example)

475 Catalog Number: CGA4 1C 125 E (3) (2) (4) (9) (10) (5) (6) (7) (8) (Web) (1) Item Description: 1C <u>000</u>S (12)

(1) Type



Please refer to product list for the dimension of each product.

#### (2) Thickness

\*As for dimension tolerance, please contact with our sales representative.

Thickness	Dimension(mm)
F	0.85
Н	1.15
J	1.25
K	1.30
L	1.60
М	2.00
N	2.30
Р	2.50

(3) Voltage condition in the life test (Max. operating Temp./1000h)

Sign	Condition	
1	Rated Voltage x 1	
2	Rated Voltage x 2	
3	Rated Voltage x 1.5	
4	Rated Voltage x 1.2	



(4) Temperature Characteristics (Details are shown in table 1 No.6 at page 6)

(5) Rated Voltage

Symbol	Rated Voltage
2 J	DC 630 V
2 W	DC 450 V
2 E	DC 250 V
2 A	DC 100 V
1 H	DC 50 V
1 V	DC 35 V
1 E	DC 25 V
1 C	DC 16 V

(6) Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and Second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 475  $\rightarrow$  4,700,000pF (4.7uF)

(7) Capacitance tolerance

\* M tolerance shall be TDK standard for over 10uF.

Symbol	Tolerance	
K	± 10 %	
М	± 20 %	

(8) Thickness code (Only Catalog Number)


(9) Package code (Only Catalog Number)

(10) Special code (Only Catalog Number)

(11) Packaging

Symbol	Packaging
В	Bulk
Т	Taping

(12) TDK Internal code





#### 3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

### 3.1 Standard combination of rated capacitance and tolerances

Temperature Characteristics	Capacitance tolerance	Rated capacitance
X7R X7S X7T	K (± 10 %) M (± 20 %)	E – 3 series

<sup>\*</sup> The standard capacitance tolerance is M (± 20 %).

## 3.2 Capacitance Step in E series

E series	Capacitance Step			
E- 3	1.0	2.2	4.7	

#### 4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating	Max. operating	Reference
	Temperature	Temperature	Temperature
X7R X7S X7T	-55°C	125°C	25°C

#### 5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH

6 months Max.

## 6. P.C. BOARD

When mounting on an aluminum substrate, large case sizes such as CGA6, CGA8 and CGA9 types are more likely to be affected by heat stress from the substrate. Please inquire separate specification for the large case sizes when mounted on the substrate.

#### 7. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the Industrial Waste Law.



## 8. PERFORMANCE

table 1

No.	Item	Per	7	Test or in	spection n	nethod	
1	External Appearance	No defects which performance.	Inspect w	ith magr	ifying glas	s (3×).	
2	Insulation Resistance	10,000MΩ or 5 (As for the capa voltage 16V DC 100MΩ·μF min whichever sma		e rated	e for 60s. voltage 63	30V DC, apply	
3	Voltage Proof	Withstand test insulation breal damage.	100V a Over Above D0 1 to 5s.	discharg	2.5 × ra		
4	Capacitance	Within the specified tolerance.		Rate Capacit 10uF a unde	ance and	Measuring frequency kHz±10%	Measuring voltage 1.0±0.2Vrms.
5	Dissipation Factor	T.C. D.F.  0.03 max.  0.05 max.  0.075 max.  X7S 0.05 max.  X7T 0.025 max.		condition.	nation whom Factor	, please co	easuring ct has which ontact with our
6	Temperature Characteristics of Capacitance	Capacitance Change (%)  No voltage applied  X7R: ±15  X7S: ±22  X7T: +22  -33		steps sho thermal e step.	ewn in the quilibrium lculated To Rei	e following	e(°C) mp. ± 2 emp. ± 2 mp. ± 2



No.	Item	Performance	Test or inspection method
7	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or Appendix 1b and apply a pushing force of 17.7N with 10±1s.  Pushing force  Capacitor  P.C.Board
8	Bending	No mechanical damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 2 and bend it for 5mm. (2mm is applied for CGA8 and CGA9.)
9	Solderability	New solder to cover over 75% of termination. 25% may have pin holes or rough spots but not concentrated in one spot. Ceramic surface of A sections shall not be exposed due to melting or shifting of termination material.  A section	Completely soak both terminations in solder at 235±5°C for 2±0.5s.  Solder: H63A (JIS Z 3282)  Flux: Isopropyl alcohol (JIS K 8839)    Rosin (JIS K 5902) 25% solid solution.


(COIII	nuea)		T		
No.	Ite	em	Perfo	ormance	Test or inspection method
10	Resistance to solder heat	External appearance	No cracks are a terminations sh least 60% with	all be covered at	Completely soak both terminations in solder at 260±5°C for 5±1s.
		Capacitance	Characteristics  X7R  X7S  X7T	Change from the value before test ± 7.5 %	Preheating condition Temp.: 150±10°C Time: 1 to 2min.  Flux: Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.
		D.F.	Meet the initial	•	Solder : H63A (JIS Z 3282)
		Insulation Resistance	Meet the initial	spec.	Leave the capacitors in ambient condition for 24±2h before
		Voltage proof	No insulation bit damage.	reakdown or other	measurement.
11	Vibration	External appearance	No mechanical	damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or
		Capacitance	Characteristics  X7R  X7S  X7T	Change from the value before test	Appendix 1b before testing.  Vibrate the capacitor with following conditions.  Applied force: 5G max.  Frequency: 10-2000Hz
	D.F. Meet the initial spec.		spec.	Duration: 20 min. Cycle: 12 cycles in each 3 mutually perpendicular directions.	


No.	Item		Performance			Test or inspection method		
12	Temperature cycle	External appearance	No mechanical	damage.	P.C.Bo	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or		
		Capacitance			Append	dix 1b before testing.		
			Characteristics	Change from the value before test		e the capacitors in the		
			X7R X7S X7T	± 7.5 % ± 12.5 %		hrough step 4 and re onsecutively.	peat 1,000	
					Leave	the capacitors in amb	pient	
		D.F.	Meet the initial	spec.	_	condition for 24±2h before measurer		
		Insulation	Meet the initial	spec.	Step	Temperature(°C)	Time (min.)	
		Resistance Voltage	No insulation b	reakdown or other	1	Min. operating temp. ±3	30 ± 3	
		proof	damage.	Tourism of ouror	2	Reference Temp.	2 - 5	
					3	Max. operating temp. ±2	30 ± 2	
					4	Reference Temp.	2 - 5	
13	Moisture	External	No mechanical	damage.		solder the capacitors		
	Resistance	appearance			-	ard shown in Append	ix 1a or	
	(Steady	Capacitance		Observation that	Append	dix 1b before testing.		
	State)		Characteristics	Change from the value before test		-t t t 40 + 0°	0.004-	
			X7R X7S X7T	± 12.5 % ± 25 %		at temperature 40±2°C, 90 to I for 500 +24,0h.		
					Leave the capacitors in ambient			
		D.F.	Characteristics 200% of initial	spec. max	condition	on for 24±2h before n	neasurement	
		Insulation	1,000MΩ or 50M	Ω·μF min.	-			
		Resistance	(As for the capa	acitors of rated				
			voltage 16V DC	C, 1,000 MΩ or				
			10MΩ·μF min.,	•				
			whichever sma	ller.				


No.			Perf	ormance	Test or inspection method	
14 Moisture Resistance		External appearance	No mechanical	damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or Appendix 1b before testing.	
		Capacitance				
			Characteristics	Change from the value before test	Apply the rated voltage at temperature 85°C and 85%RH for 1,000 +48,0h.	
			X7R X7S X7T	± 12.5 % ± 25 %	Charge/discharge current shall not exceed 50mA.	
			-	_	Leave the capacitors in ambient	
		D.F.	Characteristics 200% of initial	spec. max	condition for 6 to 24h (Class1) or 24±2h (Class2) before measurement.	
					Voltage conditioning (only for class2) Voltage treat the capacitor under	
		Insulation Resistance	500MΩ or 25M (As for the capa voltage 16V DO	acitors of rated	testing temperature and voltage for 1hour. Leave the capacitors in ambient condition for 24±2h before measurement.	
	5MΩ·μF min.,) whichever smaller.		use this measurement for initial value.			
15 Life	Life	External	No mechanical	damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1a or Appendix 1b before testing.	
		appearance		ŭ		
		Capacitance	Characteristics	Change from the value before test	Below the voltage shall be applied at 125±2°C for 1,000 +48, 0h.	
			X7R ± 15 %		Applied voltage	
			X7S X7T	± 15 % ± 25 %	Rated voltage x2	
					Rated voltage x1.5	
		D.F.	Characteristics 200% of initial spec. max		Rated voltage x1.2	
		D.1 .			Rated voltage x1	
		Insulation Resistance	1,000M $\Omega$ or 50M $\Omega$ ·μF min. (As for the capacitors of rated voltage 16V DC, 1,000 M $\Omega$ or 10M $\Omega$ ·μF min.,) whichever smaller.		For information which product has which applied voltage, please contact with our sales representative.	
					Charge/discharge current shall not exceed 50mA.	
					Leave the capacitors in ambient condition for 6 to 24h (Class1) or 24±2h (Class2) before measurement.	
					Voltage conditioning (only for class2) Voltage treat the capacitor under testing temperature and voltage for 1hour.	
					Leave the capacitors in ambient condition for 24±2h before measurement. Use this measurement for initial	
					value.	

<sup>\*</sup>As for the initial measurement of capacitors on number 6,10,11,12 and 13, leave capacitors at 150 –10,0°C for 1 hour and measure the value after leaving capacitors for 24±2h in ambient condition.









Material: Glass Epoxy (As per JIS C6484 GE4)


P.C. Board thickness: Appendix-1a, 1b, 2 1.6mm

Copper (thickness 0.035mm)
Solder resist

TDV (FIA atula)	Dime	Dimensions (mm)				
TDK (EIA style)	а	b	С			
CGA4 (CC0805)	1.2	4.0	1.65			
CGA5 (CC1206)	2.2	5.0	2.0			
CGA6 (CC1210)	2.2	5.0	2.9			
CGA8 (CC1812)	3.5	7.0	3.7			
CGA9 (CC2220)	4.5	8.0	5.6			



## 9. INSIDE STRUCTURE AND MATERIAL



No.	NAME	MATERIAL
1	Dielectric	BaTiO <sub>3</sub>
2	Electrode	Nickel (Ni)
3		Copper (Cu)
4	Termination	Conductive resin (Filler : Ag)
5	remination	Nickel (Ni)
6		Tin (Sn)

## 10. RECOMMENDATION

As for CGA6, CGA8 and CGA9 types, It is recommended to provide a slit (about 1mm wide) in the board under the components to improve washing Flux. And please make sure to dry detergent up completely before.

## 11. SOLDERING CONDITION

As for CGA6, CGA8 and CGA9 types, reflow soldering only.



# 12. Caution

	Gaution				
No.	Process	Condition			
1	Operating Condition (Storage,	<ul> <li>1-1. Storage</li> <li>1) The capacitors must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt.</li> </ul>			
	Transportation)	2) The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur.			
		3) Avoid storing in sun light and falling of dew.			
		4) Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability.			
		5) Capacitors should be tested for the solderability when they are stored for long time.			
		1-2. Handling in transportation			
		In case of the transportation of the capacitors, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)			
2	Circuit design  A Caution	<ul> <li>2-1. Operating temperature Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature.</li> <li>1) Do not use capacitors above the maximum allowable operating temperature.</li> </ul>			
		2) Surface temperature including self heating should be below maximum operating			
		temperature. (Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitors including the self heating to be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C)			
		<ol> <li>The electrical characteristics of the capacitors will vary depending on the temperature. The capacitors should be selected and designed in taking the temperature into consideration.</li> <li>Operating voltage</li> <li>Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V<sub>0-P</sub> must be below the rated voltage.</li> </ol>			
		AC or pulse with overshooting, $V_{P-P}$ must be below the rated voltage. (1) and (2)			
		When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitors within rated voltage containing these Irregular voltage.			
		Voltage (1) DC voltage (2) DC+AC voltage (3) AC voltage			
		Positional Measurement (Rated voltage) 0 V <sub>0-P</sub> 0 V <sub>0-P</sub> 0			
		Voltage (4) Pulse voltage (A) (5) Pulse voltage (B)			
		Positional Measurement (Rated voltage)			




No.	Process			Condition			
2	Circuit design  A Caution		he rated voltage, of the capacitors			or pulse is applied,	
	<u> </u>	The capacitor	<ol> <li>The effective capacitance will vary depending on applied DC and AC voltages.         The capacitors should be selected and designed in taking the voltages into consideration.     </li> </ol>				
			2-3. Frequency When the capacitors (Class 2) are used in AC and/or pulse voltages, the capacitors may vibrate themselves and generate audible sound.				
3	Designing P.C.board		ne amount of solo	der, the higher to break. When de	he stress on the signing a P.C.bo	chip capacitors, ard, determine the	
			ommon solder la r each terminatio		erminations and	provide individual	
		3) Size and reco	mmended land o	limensions.			
			C	hip capacitors	Solder land		
		Solder re				Solder resist	
			<u> </u>	$\stackrel{A}{\longrightarrow}$			
		Flow solder	ing	(n	nm)		
		Type Symbol	CGA4 (CC0805)	CGA5 (CC1206	)		
		A	1.0 - 1.3	2.1 - 2.5			
		B 	1.0 - 1.2	1.1 - 1.3			
			0.8 - 1.1	1.0 - 1.3			
		Reflow sold	ering	(mm)			
		Type Symbol	CGA4 (CC0805)	CGA5 (CC1206)			
		А	0.9 - 1.2	2.0 - 2.4			
		В	0.7 - 0.9	1.0 - 1.2			
		C	0.9 - 1.2	1.1 - 1.6			
		Туре	CGA6	CGA8	CGA9		
		Symbol	(CC1210)	(CC1812)	(CC2220)		
		А В	2.0 - 2.4 1.0 - 1.2	3.1 - 3.7 1.2 - 1.4	4.1 - 4.8 1.2 - 1.4		
		С С	1.0 - 1.2	2.4 - 3.2	4.0 - 5.0		
ī			•				

No.	Drocos		Condition				
No. 3	Process  Designing P.C.board	4) Recommended	Recommended chip capacitors layout is as following.				
	1.0.00010		Disadvantage against bending stress	Advantage against bending stress			
		Mounting face	Perforation or slit  Break P.C.board with	Perforation or slit  Break P.C.board with			
			mounted side up.	mounted side down.			
		Chip arrangement (Direction)	Mount perpendicularly to perforation or slit  Perforation or slit	Mount in parallel with perforation or slit  Perforation or slit			
		Distance from slit	Closer to slit is higher stress $(\mathcal{L}_1 < \mathcal{L}_2)$	Away from slit is less stress $\ell_2$ $(\ell_1 < \ell_2)$			


Condition No. **Process** 3 5) Mechanical stress varies according to location of chip capacitors on the P.C.board. Designing P.C.board E Perforation 00000 00000 В Slit The stress in capacitors is in the following order. A > B = C > D > E6) Layout recommendation Use of common Use of common Soldering with Example solder land with solder land chassis other SMD Lead wire Chassis Solder Excessive solder chip Solder Need to avoid Excessive solder PCB Adhesive Solder land Missing Solder land solder Lead wire Solder resist Solder resist Recommendation Solder resist  $\ell^2 > \ell^1$ 

No	Dragon		Condition			
No.	Process		Condition			
4	Mounting	4-1. Stress from mo	ounting head			
		If the mounting h	ead is adjusted too low, it may in	duce excessive stress in the chip		
		capacitors to resu	capacitors to result in cracking. Please take following precautions.			
		Adjust the botto surface and not	m dead center of the mounting he press it.	ead to reach on the P.C.board		
		2) Adjust the mour	nting head pressure to be 1 to 3N	of static weight.		
		<ol> <li>To minimize the impact energy from mounting head, it is important to support from the bottom side of the P.C.board.</li> <li>See following examples.</li> </ol>				
			Not recommended	Recommended		
			2 H			



When the centering jaw is worn out, it may give mechanical impact on the capacitors to cause crack. Please control the close up dimension of the centering jaw and provide sufficient preventive maintenance and replacement of it.

## 4-2. Amount of adhesive



Example: CGA4 (CC0805), CGA5 (CC1206)

а	0.2mm min.
b	70 - 100μm
С	Do not touch the solder land



		T				
No.	Process		C	ondition		
5	Soldering	<ul> <li>5-1. Flux selection     Although highly-activat activity may also degradegradation, it is reconstrong flux is not reconstrong flux is not reconstrong flux must be activated.</li> <li>2) Excessive flux must be activated.</li> <li>3) When water-soluble from the constraints of the constraints.</li> </ul>	nde the insulation nmended following ouse a mildly a commended.	n of the chip caing. ctivated rosin fase provide pro	pacitors. To avoice and the second part of the part of	oid such .1wt% chlorine).
		5-2. Recommended sold	ering profile by y	various method	e	
		Wave sold		various metriou	Reflow solde	ering
		Preheating  Preheating  Over 60 sec.  Peak Temp  Manual S  (Solde  300  Over 60 sec.  Peak Temp  AT  Preheating	Over 60 sec.  np time  soldering	APPL As for applie solder As for CGA9 solder	Preheating  T  T  T  T  T  T  T  T  T  T  T  T  T	Natural cooling Natural coolin
		5-3. Recommended sold	1	•	1	
			Wave so	T	Reflow so	
		Solder	Peak temp(°C)	Duration(sec.)	Peak temp(°C)	Duration(sec.)
		Sn-Pb Solder	250 max.	3 max.	230 max.	20 max.
		Lead Free Solder	260 max.	5 max.	260 max.	10 max.
		Recommended solde Sn-37Pb (Sn-Pb sol Sn-3.0Ag-0.5Cu (Le	lder)	)		



	Process		Condition			
5	Soldering	5-4. Avoiding thermal shoo	k			
		Preheating condition				
		Soldering	Туре	Temp. (°C)		
		Wave soldering	CGA4(CC0805), CGA5(CC1206)	ΔT ≤ 150		
			CGA4(CC0805), CGA5(CC1206)	ΔT ≤ 150		
		Reflow soldering	CGA6(CC1210), CGA8(CC1812) CGA9(CC2220)	, ΔT ≤ 130		
			CGA4(CC0805), CGA5(CC1206)	ΔT ≤ 150		
		Manual soldering	CGA6(CC1210), CGA8(CC1812) CGA9(CC2220)	, ΔT ≤ 130		
		5-5. Amount of solder	ure difference (ΔT) must be less			
		temperature chang	es and it may result in chip cracers from the P.C.board.			
		Excessive solder		Higher tensile force in chip capacitors to cause crack		
		Adequate Maximum amount Minimum amount				
		Insufficient solder		Low robustness may cause contact failure or chip capacitors come off the P.C.board.		
		land size. The higher heat shock may caus Please make sure the	ing iron tip lder iron varies by its type, P.C.b the tip temperature, the quicker e a crack in the chip capacitors. e tip temp. before soldering and	the operation. However keep the peak temp and		
		chip capacitors with the	ne condition in 5-4 to avoid the t	hermal shock.)		
		chip capacitors with the		and Lead Free Solder)		

No.	Process	Condition				
5	Soldering	<ul> <li>2) Direct contact of the soldering iron with ceramic dielectric of chip capacitors may cause crack. Do not touch the ceramic dielectric and the terminations by solder iron.</li> <li>5-7. Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder.</li> <li>5-8. Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex 1 (Informative) Recommendations to prevent the tombstone phenomenon)</li> </ul>				
6	Cleaning	<ol> <li>If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitors surface to deteriorate especially the insulation resistance.</li> <li>If cleaning condition is not suitable, it may damage the chip capacitors.</li> <li>Insufficient washing         <ul> <li>Terminal electrodes may corrode by Halogen in the flux.</li> </ul> </li> <li>Halogen in the flux may adhere on the surface of capacitors, and lower the insulation resistance.</li> <li>Water soluble flux has higher tendency to have above mentioned problems (1) and (2).</li> <li>Excessive washing         When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition.         Power: 20 Wl ≠ max.         Frequency: 40 kHz max.</li></ol>				



No.	Process		Condition					
7	Coating and molding of the P.C.board	<ol> <li>When the P.C.board is coated, please verify the quality influence on the product.</li> <li>Please verify carefully that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitors.</li> <li>Please verify the curing temperature.</li> </ol>						
8	Handling after chip mounted  A Caution	2) When fur to be adjusted benderated and benderate	the chip capacitors may crack.  Bend  nctional check of the P.C.board is peusted higher for fear of loose contact.	t. But if the pressure is excessive p capacitors or peel the terminations				
		Item  Board bending	Not recommended  Termination peeling  Check pin	Recommended  Support pin  Check pin				
9	Handling of loose chip capacitors	the large handle wi	case sized chip capacitors are tende					

No.	Process	Condition					
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.					
11	Estimated life and estimated failure rate of capacitors	As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate ( Voltage acceleration coefficient : 3 multiplication rule, Temperature acceleration coefficient : 10°C rule) The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.					
12	Others  A Caution	The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.					
		The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.					
		<ul> <li>(1) Aerospace/Aviation equipment</li> <li>(2) Transportation equipment (cars, electric trains, ships, etc.)</li> <li>(3) Medical equipment</li> <li>(4) Power-generation control equipment</li> <li>(5) Atomic energy-related equipment</li> <li>(6) Seabed equipment</li> <li>(7) Transportation control equipment</li> <li>(8) Public information-processing equipment</li> <li>(9) Military equipment</li> <li>(10) Electric heating apparatus, burning equipment</li> <li>(11) Disaster prevention/crime prevention equipment</li> <li>(12) Safety equipment</li> <li>(13) Other applications that are not considered general-purpose applications</li> </ul>					
		When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.					



# 13. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

\*Composition of Inspection No.

Example 
$$\underline{F}$$
  $\underline{2}$   $\underline{A}$   $\underline{OO}$   $\underline{OOO}$  (a) (b) (c) (d) (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

# 14. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.




## 15. TAPE PACKAGING SPECIFICATION

### 1. CONSTRUCTION AND DIMENSION OF TAPING

### 1-1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3. Dimensions of plastic tape shall be according to Appendix 4, 5.


### 1-2. Bulk part and leader of taping



### 1-3. Dimensions of reel

Dimensions of  $\emptyset$ 178 reel shall be according to Appendix 6, 7. Dimensions of  $\emptyset$ 330 reel shall be according to Appendix 8, 9.

## 1-4. Structure of taping



#### 2. CHIP QUANTITY


Type	Thickness	Taping	Chip quantity(pcs.)		
туре	of chip	Material	φ178mm reel	φ330mm reel	
CGA4	0.85 mm	Paper	4,000	10.000	
(CC0805)	1.25 mm	Plastic	2,000	10,000	
CGA5 (CC1206)	1.15 mm			10.000	
	1.30 mm	Plastic	2,000	10,000	
	1.60 mm			8,000	
	1.60 mm		2,000	8,000	
CGA6	2.00 mm	Plastic			
(CC1210)	2.30 mm	Flasiic	1,000	5,000	
	2.50 mm	•			
CCA9	2.00 mm		1,000		
CGA8 (CC1812)	2.30 mm	Plastic	500	3,000	
(001012)	2.50 mm		500		
CGA9	2.30 mm	Plastic	500	3 000	
(CC2220)	2.50 mm	riastic	300	3,000	




### 3. PERFORMANCE SPECIFICATIONS

3-1. Fixing peeling strength (top tape) 0.05-0.7N. (See the following figure.)

TYPE 1 (Paper)




TYPE 2 (Plastic)



- 3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3-3. The missing of components shall be less than 0.1%
- 3-4. Components shall not stick to fixing tape.
- 3-5. The fixing tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.



## Paper Tape




(Unit: mm)

Symbol Type	А	В	С	D	E	F
CGA4 (CC0805)	( 1.50 )	(2.30)	8.00 ± 0.30	$3.50 \pm 0.05$	1.75 ± 0.10	4.00 ± 0.10
Symbol Type	G	Н	J	Т		
CGA4 (CC0805)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 ${+0.10} \atop 0$	1.10 max.		

<sup>\*</sup> The values in the parentheses ( ) are for reference.

## Plastic Tape



(Unit:mm)


Symbol Type	А	В	С	D	E	F
CGA4 (CC0805)	( 1.50 )	(2.30)	8.00 ± 0.30	3.50 ± 0.05		
CGA5 (CC1206)	( 1.90 )	(3.50)	0.00 ± 0.50	3.30 ± 0.03	1.75 ± 0.10	4.00 ± 0.10
CGA6 (CC1210)	(2.90)	(3.60)	8.00 ± 0.30 or 12.0 ± 0.30	3.50 ± 0.05 or 5.50 ± 0.05		
Symbol Type	G	Н	J	К	t	Q
CGA4 (CC0805)				2.50 max.		
CGA5 (CC1206)	2.00 ± 0.05	.05 4.00 ± 0.10	Ø 1.5 +0.10	2.50 max.	0.60 max.	Ø 0.50 min.
CGA6 (CC1210)				3.20 max.		

<sup>\*</sup> The values in the parentheses ( ) are for reference.



<sup>\*</sup> Exceptionally no hole in the cavity is applied. Please inquire if hole in cavity is mandatory.

# Plastic Tape




(Unit:mm)

Symbol Type	А	В	С	D	E	F
CGA8 (CC1812)	(3.60)	(4.90)	12.0 ± 0.30	5.50 ± 0.05	1.75 ± 0.10	8.00 ± 0.10
CGA9 (CC2220)	(5.70)	(6.40)	12.0 ± 0.50	5.50 ± 0.05	1.75 ± 0.10	6.00 ± 0.10
Symbol Type	G	Н	J	K	t	Q
Type			ŭ	11	•	~
CGA8 (CC1812)	2.00 ± 0.05	4.00 ± 0.10	Ø 1.5 +0.10	6.50 max.	0.60 max.	Ø 1.50 min.

<sup>\*</sup> The values in the parentheses ( ) are for reference.



CGA4, CGA5, CGA6




Symbol	А	В	С	D	E	W <sub>1</sub>
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	9.0 ± 0.3

Symbol	W <sub>2</sub>	r
Dimension	13.0 ± 1.4	1.0

# **Appendix 7**

CGA6 12mm width taping type, CGA8, CGA9




					`	<u> </u>
Symbol	Α	В	С	D	Е	W <sub>1</sub>
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	13.0 ± 0.3

Symbol	$W_2$	r
Dimension	17.0 ± 1.4	1.0



CGA4, CGA5, CGA6

(Material : Polystyrene)




Symbol	А	В	С	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	10.0 ± 1.5

Symbol	t	r
Dimension	2.0 ± 0.5	1.0

# **Appendix 9**

CGA6 12mm width taping type, CGA8, CGA9

(Material : Polystyrene)



Symbol	А	В	С	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	14.0 ± 1.5

Symbol	t	r
Dimension	2.0 ± 0.5	1.0